Abstract-Future neutrino physics experiments intend to use unprecedented volumes of liquid argon to fill a time projection chamber in an underground facility. To increase performance, integrated readout electronics should work inside the cryostat. Due to the scale and cost associated with evacuating and filling the cryostat, the electronics will be unserviceable for the duration of the experiment. Therefore, the lifetimes of these circuits must be well in excess of 20 years. The principle mechanism for lifetime degradation of MOSFET devices and circuits operating at cryogenic temperatures is via hot carrier degradation. Choosing a process technology that is, as much as possible, immune to such degradation and developing design techniques to avoid exposure to such damage are the goals. This requires careful investigation and a basic understanding of the mechanisms that underlie hot carrier degradation and the secondary effects they cause in circuits. In this work, commercially available 130 nm nMOS transistors operating at cryogenic temperatures are investigated. The results show that the difference in lifetime for room temperature operation and cryogenic operation for this process are not great and the lifetimes at both 300 K and at 77 K can be projected to more than 20 years at the nominal voltage (1.5 V) for this technology.
I. INTRODUCTION
C RYOGENIC operation improves all aspects of device performance such as speed, noise, and current drive [1] - [3] . However, these performance improvements may come at a cost of reduced device and circuit reliability [4] , [5] . Hot carriers are well-known to degrade the performance of transistors. Hot carriers can arise with greater frequency and with higher energies at low temperatures. The reason for the increase is straightforward: at low temperatures, phonon scattering is reduced and therefore the carrier mean-free path length is increased. Thus, the damage can occur much faster at cryogenic temperatures than at room temperature for a fixed stress condition [1] , [6] .
With the increased mean-free path length, the probability that a carrier will obtain enough energy to cause impact ionization also increases. Scaling of CMOS processes inevitably produces larger electric fields within the device, contributing to the generation of hot carriers. The combination of longer mean free path length and higher electric fields at the drain generally lessen reliability with scaling, and this is generally believed to be worse at cryogenic temperatures. It is possible to reduce the electric fields directly by reducing the magnitude of the power rails. However, this comes at a cost of noise margin and voltage range usable by the analog front ends. Therefore, limiting the voltage rails is one possible tool for a designer, but understanding the degradation mechanism is still an imperative. Future experiments at the Intensity Frontier in High Energy Physics will require cold electronics because the circuitry will be placed inside the cryogenic chambers. These experiments are planned for many years of operation and data collection. The electronics, installed as close as possible to the wires that are the sources of relevant signals, will be sealed inside the chamber and therefore will be completely inaccessible for the duration of the experiment. Therefore, the integrated readout circuits must be designed using processes and techniques that would yield the greatest likelihood for successful operation for 20 or more years. In order to predict a degree of degradation after 5, 10, or 20 years of operation in a cold environment, accelerated degradation tests under overstress conditions must be carried out.
II. HOT CARRIER AND CRYOGENIC EFFECTS

A. Hot Carrier Degradation and its Effects on Device Performance
Hot carriers are energetic electrons and holes with higher effective temperatures than the carriers in the surrounding lattice [7] - [10] . Their higher energy is generated by the electric field near the drain in field-effect transistors. Therefore, damage is not uniformly distributed across the channel. It is located near the drain. Hot carriers can become energetic enough to cause impact ionizations. The carriers that are products of these ionizations, if they are the so-called "lucky electrons" [11] , may overcome the energy barrier, may damage bonds and may change the properties of the interface. Hot holes generated in impact ionization in nMOS transistors, for the most part, are swept away as substrate current. Hot electrons with enough energy to overcome the barrier can damage 0018-9499/$31.00 © 2012 IEEE the interface itself causing interface traps that can exchange charge with the channel [7] , [12] . Alternatively, they can travel deeper into the oxide causing electron traps that can influence the channel but not necessarily exchange charge with the channel. Finally, they can travel through the oxide completely as gate current. Which alternative is followed depends on a number of factors, including the barrier activation energy and oxide thickness. The Lucky Electron model [11] does not distinguish between the gate oxide over the channel, the spacer oxides over the Lightly-Doped Drains or the field-oxides in, for example, Shallow Trench Isolation (STI) regions. It is very possible that in modern, deep-submicron processes, the effects of Hot-Carrier Injection are more complex than in older processes with larger feature sizes.
The increase in negative charge at both the interface and deeper in the oxide can alter the device threshold voltage causing it to increase after stress. This is the case for both nMOS and pMOS transistors, though the physical mechanism causing the increase is different [9] , [10] . This paper will deal exclusively with degradation in nMOS transistors. As a consequence of the increase in threshold voltage, there is a decrease in device current for any given bias condition. The increase in traps also decreases carrier mobility. Together, the change in threshold voltage and the change in mobility have a measurable effect on channel transconductance. In strong inversion (for an nMOS), this is: (1) where is the electron mobility, is the oxide capacitance per unit area, is the transistor width, is the transistor length, is the gate-to-source voltage, and is the transistor's threshold voltage. Using the BSIM model in simulation, it can be seen that if the threshold voltage is increased by 100 mV, leaving the mobility unchanged, then the peak transconductance value decreases by approximately 4% and the peak position shifts by almost exactly 100 mV. If, on the other hand, mobility is decreased by 10%, leaving threshold voltage unchanged, then the peak transconductance value decreases by 10.5%, but the voltage of the peak position remains virtually unchanged. By this method, during experimentation when plotting transconductance versus , it is possible to observe changes in both peak position and peak magnitude as stress time increases and quickly infer causes to those changes. The decrease in peak magnitude is the result of both mobility decrease and threshold voltage increase. The change in peak location, to first order, is the shift in threshold voltage. These shifts in threshold voltage determined by this peak transconductance method are confirmed using the Constant Current Method [13] for extraction. Throughout the rest of this paper, the threshold voltage shifts reported herein are those determined by the Constant Current Method.
B. Cryogenic Temperature and its Effects on Device Performance
With reduction in temperature comes a reduction in lattice vibration and, consequently phonon scattering [7] - [9] . This results in a substantial improvement in carrier mobility and a re- duction in thermal noise. The improved mobility results in an increase in current drive capability for a given bias and improved transconductance. Another consequence of reduced temperature is an increase in the subthreshold slope and a reduction in drain-source leakage current when the device is off, resulting in improved switching times. Finally, threshold voltage increases, largely due to the temperature dependence of intrinsic carrier concentration.
III. EXPERIMENTAL PROCEDURE
Room temperature measurements were conducted in an air-conditioned room (21-24 ) and cryogenic measurements were conducted in a liquid nitrogen bath (77 K). Fig. 1 shows simplified sketches of the simple, rectangular nMOS transistors used for all of these experiments. Fig. 2 shows examples of experimental results of 0.64 /0.13 nMOS transistors displaying the effects of both cryogenic temperature ( Fig. 2(a) , (c) and (e)) and hot carrier degradation ( Fig. 2(b) , (d) and (f)).
The accelerated stress experiments were carried out on two separate experimental setups, one for small devices and low currents and one for large devices and high currents. The low current setup used a HP4145B Semiconductor Parameter Analyser and the high current setup used a set of Keithley 237 and Keithley 2400 Source Measurement Units. Both setups were controlled by custom LabView™ programs that were created for these experiments and modified as needed. Ultimately, both followed the flow shown in Fig. 3 .
The program applied definable stress voltages to the drains of the devices. The gate voltages were set to during stressing. The program stopped stressing at definable intervals for no stress (solid line) and 2875 s of stress (dotted line).
and both experiments were performed at CT; (c) Drain current vs.
for RT (solid line) and CT (dotted). ; (d) Drain current vs.
for no stress (solid line) and 2875 seconds (dotted line).
and both experiments were performed at CT; (e) Small-signal transconductance vs. for RT (solid line) and CT (dotted line).
; vs. for no stress (solid line) and 2875 seconds of stress (dotted line).
and both experiments were performed at CT.
to allow the devices to be measured. All measurements of were conducted in the linear region with or , so, consequently, all measurements were stress-free. Moreover, measuring the device's parameters in the linear region ensures that charges crossing the channel experience the maximum effect of the damaged region [12] . As increases and the device moves into saturation, current is injected across the pinched-off region, and charges will not necessarily be exposed to the conditions of the damaged region.
The transconductance was determined by a numerical differentiation of the device's vs. curve at each . The peak of this curve was first determined by a simple numerical procedure and then, to eliminate noise, the transconductance curve was fitted by a 5th order polynomial in the vicinity of the coarsely defined peak. The transconductance peaks used in this paper were taken from the peaks of the fitted polynomials. The method demonstrated the desired stability and immunity to noise of individual measurements. Each measurement leads to an irreversible alteration of the characteristics of the transistors under test. Therefore, the goal of these experiments was to determine the trends of the changes with stress time. As is the general Fig. 3 . The experimental procedure used in the Lifetime measurements. Note that lifetime is defined in this paper as the time to a 10% reduction in transconductance. However, the experiment is continued to a 20% reduction to ensure that a fluctuation, excursion or experimental error not be taken as a premature indication of end-of-life.
practice, all measurements reported in this paper were repeated numerous times to confirm the validity of the results but due to practical limitations, these measurements could not be repeated enough times to estimate the errors to a strict level.
The ultimate goal of these experiments is the prediction of lifetime and the development of guidelines for the design of circuits. End-of-life has been defined as a 10% reduction in transconductance and lifetime is the time required to take a device from virgin to a defined end-of-life. Lifetime is a function of stress voltage. Lifetime estimation is a long-standing procedure [14] - [21] . It is accomplished through stress experiments by plotting the log of lifetime versus , determining the rate-of-change of lifetime with inverse stress voltage and then projecting that slope to a lifetime of 20 years. This method can be assumed to be correct if the degradation follows a power law. The stress voltage that corresponds to such a lifetime represents an upper limit to possible power supplies for the circuitry. This technique has been applied to our data later in this paper. Classically, the stress step time was not critical, provided the step time was granular enough to observe the end-of-life condition. However, it was discovered over the course of this experiment that very fine time steps, especially early in the stress experiment, were necessary to avoid missing fast components of the Hot-Carrier induced damage processes.
IV. EXPERIMENTAL RESULTS
The test transistors were all fabricated on the same wafer in a Low Power version of a 1. , is an established indicator in the monitoring of Hot-Carrier Effects in MOSFETs. Fig. 4 shows the change in maximum with as well as the change in corresponding to (MAX) for the 80 /0.5 transistors. Note that @ does move with increasing , but the peak also broadens (not shown in the figure) with increasing making selection of @ an adequate approximation of the most severe stressing conditions. Therefore, it was decided to use throughout the experiment. The following sub-sections (A-C) provide a detailed examination of the results in each available transistor size. Section V discusses the gain factor for analog amplifiers. Section VI is a discussion of the results. Section VII gives lifetime predictions that can be made from the available data and finally Section VIII provides conclusions.
A. Results From 80
/0.13
The tested devices are two-finger 80 /0.13 transistors with the drain in the middle. Fig. 5(a) shows the degradation of drain current with stress time for different stress magnitudes by plotting the change in drain current with time normalized to the initial drain current magnitude as shown in (2).
(2) For all measurements, the devices were characterized in the linear region with set to 100 mV. For measurements, was set to 1.5 V. Fig. 5(b) shows the increase in threshold voltage with stress time for different stress magnitudes. All plots seem to follow the classical allometric (power law) format [11] , [12] , [15] , [16] ( 3) where is a free fitting parameter that depends on , is time, and is a parameter that depends on stress, transistor size, technology and temperature.
The progression of the degradation of transconductance was traced in a manner equivalent to (2) . Fig. 6 shows the degradation of transconductance with stress time for different stress magnitudes. At longer stress times and moderate stress voltages, these transconductance plots also appear to follow allometric formulae to the time limits of these stressing runs. This can be seen in Fig. 6 in the straight lines mathematically fit to the data according to (3) . However, the behavior at short stress times and particularly at lower stress voltages shows a departure from classical laws. Moreover, the initial measurements, even those after only 1 second of stress reveal some initial degradation up to 1%. At both 2.5 V and 2.34 V of stress voltage the normalized transconductance graphs seem to follow one another before splitting at approximately 20 seconds. The 2.4 V curve was measured at 5 second initial intervals, while the other curves used 1 second initial curves. It is possible that a knee is not visible in the 2.4 V curve due to under-sampling of the damage progression in this curve. At 2.3 V, 2.34 V and 2.5 V of stress, the change in transconductance with time is small until a sudden change between 20 and 30 seconds. A fast initial drop of is observed and the knee observed in Fig. 6 moves to shorter stress times for higher stressing voltages. Fig. 7 shows preliminary lifetime predictions based on three different (arbitrary) lifetime criteria, namely a 10% degradation of , a 10% degradation of and a 50 mV increase in . A definition of lifetime is arbitrary and a 10% degradation of is not quantitatively equivalent to, for example a 50 mV increase in . Since all three lifetime predictions in Fig. 7 show similar change with stress voltage, it is concluded that the experimental method is sound. 
B. Results From 80
/0.5 Fig. 8(a) shows the degradation of drain current with stress time for different stress voltages for one-finger 80 /0.5 transistors. Note that here the degradation of drain current does not strictly maintain an allometric structure at high stress times. Fig. 8(b) shows the increase in threshold voltage with stress time for different stress voltages for the 80 /0.5 transistors. Again, unlike the 80 /0.13 transistors, these transistors do not clearly follow an allometric trend. Moreover, unlike the current degradation, the threshold increase does not show a particular tendency towards super-allometric trends that change with increasing stress. Fig. 8(c) shows the degradation of transconductance with stress time for different stress magnitudes. The rate of damage (i.e., the power law exponent, in (3)) is changing (increasing) with stress voltage. In comparing the 80 /0.13 results to the 80 /0.5 results, it is apparent that increased stress results in quicker degradation in both cases and that longer channel length results in longer lifetimes. For example, a common for 80 /0. 13 and 80 /0.5 is 2.6 V and the damage is one order of magnitude smaller on the device with the longer channel for the same stress times.
C. Results From 0.64 /0.13
Fig . 9 shows the degradation of drain current with stress time for different stress voltages for 0.64 /0.13 transistors. Note that here also the degradation of drain current does not maintain an allometric structure throughout the stress experiment. Higher stress results in quicker degradation, as expected, but like the 80 /0.13 there appears to be a knee in each curve that points to the activation of a degradation mechanism. This knee is visible between 10 and 100 seconds of stress for the 2.6 V curve and between 50 and 100 seconds of stress for the 2.5 V curve. Fig. 10 shows the degradation of transconductance with stress time for different stress voltages for 0.64 /0.13 transistors. Here even more features are evident, i.e., activation knees and suggestion of saturation roll-over points on some graphs. The curves point to initial degradations of up to 7% occurring at times below 10 seconds. A similar behavior was seen in Fig. 7 for the 80 /0.13 transistors but the initial degradation is more severe by a factor of several times for these narrower devices.
The narrow width of 0.64 /0.13 transistors requires the measurement of small currents. Additionally, smaller transistors exhibit poor matching. Currents of virgin transistors varied by up to 20% for the same bias conditions. These two facts resulted in a larger scattering of the results. Nevertheless, dependence of degradation on transistor width was observed.
Comparing the 80 /0.13 transistors (Fig. 6 ) with the 0.64 /0.13 transistors (Fig. 10) , there is a noticeable difference in device lifetime with device width. Room temperature measurements also showed a clear lifetime dependence on width. This observation is new and is even contrary to statements made in previous publications [1] , [17] . The smaller transistors were subject to a larger degree of degradation having verifiably shorter lifetimes.
V. EARLY VOLTAGE DEGRADATION
The amplification factor is a fundamental parameter in analog circuit design. It is defined as (4) where is the drain to source dynamic resistance of the transistor in saturation, which is the inverse of the transistor's output conductance. The transistor's resistance is related to the drain current and the Early Voltage as follows: (5) where is the transistor's length. Therefore, given a known device length and a specific current, knowledge of the degradation of transconductance and the degradation of the Early Voltage is all that is needed to predict the degradation of the amplification factor. Fig. 11 shows the degradation of the Early Voltage with stress time for a 0.64 /0.13 transistor at a stress voltage of 2.5 volts. Initially, there is a steep drop in Early Voltage that ultimately flattens out to a constant. The Early Voltage in the figure decreases by a factor of two. Therefore, the dynamic resistance of the channel follows.
VI. DISCUSSION
The plots presented in Section IV subsections A-C of this paper reveal a complex background of various mechanisms underlying the total degradation. The damage occurs at different rates and at different stages and depends on transistor dimensions and stressing voltages. A simple, classical, single-slope power law cannot explain the features seen in these transistors. The multiple slopes seen in the figures result from a set of damage processes that have dominant times and weaken after their saturation. It should also be noted that certain types of damage are detectable depending on whether the characterization is performed in the linear or saturation region. The measurements shown thus far have all been performed in the linear region. However, Fig. 12 shows one stressing run that was executed on an 80 /0.5 device at cryogenic temperatures (CT) in which the measurements were performed in both the linear ( , square symbols) and saturation ( , circular symbols) regions. It is evident that estimations of lifetime differ by a factor of 3 in this stressing experiment, resulting in a longer lifetime prediction for the measurements in saturation. The degradation damage occurs near the drain, and the pinch-off of the channel of a transistor in saturation permits charge transport to bypass the damage to a degree dependent on the saturation depth [12] . Thus, for devices in general, the estimation of lifetime predicted in the saturation region could be overly optimistic. On the other hand, for transistors that will remain in saturation during operation, the estimation of lifetime predicted in the linear region is pessimistic. The estimation of lifetime predicted by measurements in the linear region can certainly be viewed as a worst case and, therefore, it is used in Section VII for the conclusions. Again, a single allometric power law described by (3) cannot describe these degradation features. Rather, a piecewise model is required in which (3) is fit section by section. Each change in is indicative of a change in degradation mechanism. Fig. 13 illustrates these slope changes clearly. In each degradation stage, the power law is fit separately and then extrapolated across the rest of the graph to highlight the slope change.
The first degradation stage happens early and is over quickly. Its presence is most often seen indirectly in the first measurements (typically performed after 1s or more of stress) where the initial damage can be as high as a few percent. The first damage is seen if the characterization is done in the linear region of transistor operation and is attributed to the degradation of the series resistance of the drain. This first degradation stage may transit directly into the second stage for higher stress voltages. Alternatively, if the stress voltage is low enough, some flat portion of the curve may remain visible for a short period of time until the second degradation stage takes over. This second degradation stage is attributed to mobility degradation. In some experiments, because of the granularity of the stressing time, only a few points in this stage are seen. During the flat transition between the first and second stage, if it is visible, is relatively low. For example, see Fig. 6 for the 2.34 V and 2.5 V curves. The 2.4 V curve in Fig. 6 , unfortunately, uses a 5 second stress period, which is not fine enough to see the plot truly flatten out. Fig. 10 is also flat at low stress times, but here the stress time steps were 10 seconds for the 2.8 V stress and 50 seconds for the 2.6 V curve, so only a few points are seen. After this first stage, an activation knee is seen after which the parameters rise considerably.
Dual-Mode or Early Mode Degradation has been reported [12] , [15] , [17] - [19] . It has been used to explain observations of dual-slope degradation in other technology nodes. Dual-Mode degradation has been characterized as a phenomenon unique to Lightly-Doped Drain (LDD) nMOS transistors [12] , [15] and it appears to depend on the stress condition (stress magnitude, , , etc.) [12] , [15] , [18] , fabrication technology [11] , and device temperature [18] . One commonly accepted model for Dual-Mode Degradation is put forth in [15] and attributes the early mode to drain resistance modulation due to Hot-Carrier Injection into the LDD spacer oxides. The phenomena observed in these 130 nm devices resemble these reports of Early Mode.
Extreme early stage degradation has also been reported [21] and has been attributed to damage to the spacer oxide which happens on a sub-second scale. The latter "conventional" and ultimately more dominant mode is attributed to Hot-Carrier Injection into the gate oxide over the channel. The ultimate lifetime has been suggested to be determined by the latter degradation mode [15] because the early mode saturates and ceases to affect degradation.
In extremely narrow devices such as the 0.64 /0.13 in this experiment, this early stage degradation could be exacerbated by the presence of the oxides of the STI regions. In the wider devices typically studied, hot carrier injection into these field oxides would not influence the entire channel, only the edges. However, narrower devices would naturally experience this effect to a greater degree. This could account for the fast initial degradation seen in Fig. 10 where, after a single 10 second stress stage at , 7% transconductance degradation was observed and after a single 25 second stress stage at , almost 3% transconductance degradation was observed.
In the second degradation stage, the coefficient changes to , which is close to the value of typically attributed to the formation of interface states [20] . According to [21] , after the fast initial stage saturates, mobility degradation starts and damage spreads forward through the gate-drain overlap of the transistor and into the channel at a rate dependent on the magnitude of the electric field. This implies the formation of interface states, so power law formulae with would be consistent with [21] as well. This second stage can be seen in the allometric slopes in Fig. 6 at times greater than 100 seconds, and in the allometric slopes seen in Fig. 10 at around 100 seconds for the 2.8 V plot and 800 seconds for the 2.6 V plot.
Finally, for long stress times, a final saturation occurs in which the parameters change to values typically between 0.1 and 0.2 as shown in Fig. 13 . This is consistent with the observations of [19] and is attributed to an increase activation energy due to the filling of all available defect sites. The change of slope occurs earlier for larger stress voltages. It is also apparent that degradation would achieve saturation for all stressing runs if only tests could continue long enough.
The prediction of end-of-life is complicated by the fact that results may vary significantly due to the change of the parameter, and also due to the arbitrariness of the end-of-life goal. If 10% degradation of is targeted, the goal may be achieved before or after a particular change of slope. Thus the lifetime can be underestimated or overestimated depending on the choice of end-of-life goal. To illustrate the range of possible underestimation, it is enough to analyze the device lifetime given by the power law that is expressed by the following proportionality [16] , [20] : (6) where is a constant parameter. The value of the component changes from about 150 to about 7 when changes its value from 0.5 to 0.2. Thus the estimation of lifetime can vary by a factor greater than 20 if the end of life goal is changed from before to after a slope change-for example, if the end-of-life goal was changed from 10% to 20% degradation in transconductance.
The ultimate lifetime in devices exhibiting a single slope in degradation has always been determined by setting the target degradation level. In modern devices, when the slope of degradation changes in the course of the stressing measurements, the predictions may be imprecise but it is prudent to err on the side of caution.
Note that from Figs. 7, 9, and 11, the end-of-life goal, set at a 10% degradation of transconductance, is reached after the first slope change, but long before the second slope change. Therefore, in the interest of making a conservative and yet realistic estimation, the classical lifetime graph was formed using lifetimes extracted from after the first slope change and before the second slope change-i.e., from when the parameter was in the range of 0.5. This choice avoids the pessimistic predictions that would be based on the saturating early mode degradation present in the high-stress experiments. More importantly, it avoids the danger of making optimistic predictions based on the saturated, lowslope trend seen at the ends of stressing experiments.
VII. PREDICTION OF LIFETIME Fig. 14 shows a series of very conservative lifetime predictions based on the 10% degradation of transconductance.
The squares in Fig. 14(a) are cryogenic 0.64 /0.13 transistors that have a lifetime prediction of 20 years of operation if a power supply rail of 1.54 V or less is used. The triangles in Fig. 14(a) are room temperature 0.64 /0.13 transistors that have a lifetime prediction 20 years of operation if a power supply rail of 1.59 V or less is used. 
VIII. CONCLUSIONS
Longer channel length results in longer lifetimes which is in keeping with previous research. This is very important for circuit designers because it provides one necessary tool by which longer device lifetimes can be guaranteed. A second lever would be to reduce the power supply rails. In this particular case, both the room temperature and cryogenic measurements predict that the devices can be run at their nominal voltage (1.5 V) and still reach the desired 20 years of operation. Reduction of the power rails is, therefore, not strictly necessary, but it is still an effective means of extending lifetime. It should not be overlooked that transistors at cryogenic temperatures have improved transconductance, subthreshold slope, noise, and drive capability and that, for this process, these gains come at very little cost to device lifetime. It indicates that this deep-submicron process is remarkably resistant to hot-carrier degradation and this is in keeping with past predictions related to deep sub-micron processes.
These results are valid for technology nodes at 130 nm and above and should be considered generic for all LDD and STI processes. The results of this study may not exactly apply to technology nodes below 130 nm where additional effects such as strain and changes in layout have been shown to play a role [22] .
The role of STI could be similar to the role of the spacer oxide in device degradation and this will be particularly significant to narrow devices and therefore particularly significant to digital designs. The degradation of devices in the linear region is relevant to digital switching times. Testing in the saturation region alone will not reveal this.
It is worth noting again that the chosen definition of lifetime is very significant. Had the definition of end-of-life been different, for example, a 20% degradation of transconductance, then predictions of lifetime would have included the saturated, low-n slopes of the degradation graphs, leading to significantly different conclusions. Therefore, a deeper understanding of exactly what circuit parameters are critical and exactly how much change can be tolerated in those parameters are essential.
